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Abstract- Io this paper, we present P new all-digitsl carrier 
recovery Imp for high+,rder quadrature amplitude modulation 
(QAM) signal constellations. The proposed approach is a blind 
phase-frequency detector structure that consists of a phase 
detector, a phase offset estimator, a frequency offset estimator, 
and a digital control oscillator. As compared with previous 
related approaches, the proposed algorithm provides a wider 
acquisition range of M O O  kHz and a more accurate entimation of 
frequency and phase offsets These features are demonstrated by 
simulation results of the DOCSIS (DstaOver-Cable Service 
Interface Specifications) cable modem system. 
1. I"0DUCTION 
Owing to the high spectral efficiency, high-order 
quadrature amplihlde modulation (QAM) has been applied to 
a variety of applications. For example, the Multimedia Cable 
Network System Partner Ltd. has selected 64QAhU256QAM 
as the downstream modulation format in the DOCSIS @ah- 
Over-Cable Service Interface Specifications) standard [I] for 
coaxial cable network systems, and the European 
Telecommunications Standards Institute has chosen 64QAM 
as the modulation scheme in the digital video broadcasting 
standard [2]. One major problem associated with high-order 
QAM for these broadcasting systems is that the canier 
recovery often needs to be achieved blindly at individual 
receivers to increase the transmission efficiency. 
There have been several blind carrier recovery methods 
available for QAM (see, for example, [3]-[7]). The decision- 
directed phase-locked loop (PLL) algorithms in [3]-[5] are 
intended for low-order QAM, and their performance would 
be degraded significantly for high-order QAM due to the 
increase of decision errors. In [6], Jablon proposed a reduced- 
constellation PLL for h igh rde r  QAM, which uses the four- 
comer symbols of the full constellation to detect phase errors 
and then switches to the decisiondirected mode. However, 
this algorithm would not provide satisfactory performance as 
the probability of occurrence of the four-comer symbols of 
the full constellation is too small, i.e., the order of QAM is 
too high. Kim and Choi [7] proposed a polaritydecision 
phase detector algorithm for high-order QAM applications. 
This algorithm involves several operating modes, where each 
mode selects input symbols for phase detection according to a 
threshold power value. It can achieve an acquisition (or pull- 
in) range of i200 liHz, but the corresponding loop filter is 
required to change its bandwidth and gain as the operating 
mode changes. This hsadvantage will increase the cost and 
complexity of the carrier recovery loop. Moreover, the 
performance of the algorithm is highly dependent on the 
parameters preset, including the threshold power values, the 
bandwidtwgain of the loop filter, and the threshold values for 
mode changing, where the determination of these parameters 
is generally not an easy task. 
In this paper, we propose a new alldigital carrier 
recovery loop for high-order QAM applications. The 
proposed approach is of a blind type and can be regarded as a 
variant of the phase-frequency detector structure presented in 
[SI. Without changing modes, the proposed algorithm can 
provide a wider acquisition range and a more accurate 
estimation of frequency and phase ofiets than the related 
approaches described previously. Computer simulation 
results based on the DOCSIS cable modem system are given 
to demonstrate the effectiveness of the proposed carrier 
The organization of this paper is as follows. In section 11, 
we first describe a conventional blind carrier synchronization 
method and then mention a recently proposed 
synchronization algorithm. Section III describes the detailed 
structure of the proposed camer recovery loop, and section 
IV presents some simulation results along with a comparison 
with previous related methods. 
recovery loop. 
11. REVIEW OF SOME PREVIOUS METHODS 
Assume that the channel is subject to an additive white 
Gaussian noise and the symbol timing is known. Similar to 
the multiple-phase shiA keying case [9], the sampling output 
of the matched filter in a QAM communication system can be 
expressed as follows: 
r (n )  = m ( n ) e " 2 ~ n T + A s 1  + v ( n ) ,  n = 0, ~ ; . . ; k  (1) 
where m(n) is the nth transmitted complex-valued data 
symbol selected from the QAM constellation, T i s  the symbol 
period, u(n) is the zero-mean complex-valued white Gaussian 
noise, 4fis the carrier frequency offset, and A 0  is the phase 
offset. For convenience, the phase shift of r(n) with respect to 
m(n) is defined to be A61,(n)=ZzAfnT+AO, where the phase of 
the noise term v(n) is not included. 
A. 7he DeCiriM-Direcred P h e - h k e d L m p  (DDPLL) [3]-[SI 
The block diagram of the DD-PLL is shown in Fig. 1. It 
consists of a phase detector, a loop filter, and a digital control 
oscillator (DCO). The received signal ( n )  is first multiplied 
by the output of the DCO to produce a phase compensated 
signal a(n) given by 
a(n) = r(n)e-je("' 
- m(np%,-w) + v t ( n )  (2) - 
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where O(n) is the phase of the DCO output and v’(n) is an 
additive white Gaussian noise. In the phase detector, the a(n) 
signal is processed by the decision block to generate the 
decision symbol d(n) according to the transmitted QAM 
signal constellation; the output is  then used to generate the 
following signal 
(3) 
=sin(B,(n)+AB,,,,(n)- B(n)+O,.(n)-Od(n)) 
where em@) is the phase of the hansmitted symbol m(n), BQ) 
is the phase noise due to ~ ‘ ( n )  , and O&) is the phase of the 
decision symbol d(n). If the decision symbol d(n) is correct, 
i.e., d(n)=m(n), and the noise term is neglected, the signal p(n) 
has the same polarity as the phase shitl of a(n) with respect to 
m(n),  i.e., AO.,(n)=A%,(n)-@n); therefore, it can be used as a 
negative feedback to approach canier synchronization. Note 
that, if the noise term &(n) is considered, there will be a 
phase jitter when carrier synchronization is achieved. 
As described above, the DD-PLL can acquire carrier 
synchroniz;dion only if the decision symbol d(n) is correct. 
When the received signal ( n )  has a frequency or phase offset 
large enough to produce incorrect decision symbols, this 
phase-locked loop will not acquire carrier synchronization 
anymore. In a QAM system, the larger the order of the 
constellation is, the smaller the minimum phase shift to cause 
decision errors will bs. Consequently, the acquisition range of 
the DD-PLL is usually ahout +20 H z  in high-order QAM 
systems. This is not sufficient for high data rate system. 
B. Kim ond Choi’s Phase-LockedLoop [7] 
Recently, Kim and Choi proposed a phase-locked loop to 
overcome the problem of the DD-PLL. As shown in Fig. 2, 
the Kim and Choi’s PLL smctllre is the same as the DD-PLL 
except a power detector and a polarity detector in the phase 
detector. The power detector calculates the amplitude of the 
Compensated signal a(n) and decides whether the signal a(n) 
is moved to the polarity detector, if lo(n)l> r , it is passed 
through the polarity detector, where r is a predefined 
threshold; if (u(n)(<r , no signal is moved to the phase 
detector. The polarity detector generates the decision symbol 
d(n) according to the following equation: 
where the sgn(x) function produces + I  or -1 according to the 
polarity of the argument x. Thus, the phase of the d(n) signal 
will be one of the values { -3d4,  4 4 ,  d 4 ,  3d4) .  Fig. 3 
illustrates a selection of the power threshold value in 64QAM 
and 256QAM constellations, where, for simplicity, only the 
1st quadrant constellation points are shown. Note that only 
the compensated samples o(n) whose transmitted symbols 
m(n)  are useful symbols can be passed to the polarity detector. 
The output of the phase detector can be expressed as given by 
(3). The present case could be regarded as a special case of 
the DD-PLL described above, where the order of the QAM 
constellation is four and the corresponding phase noise now 
becomes Om(n)+a5n)-O&). Such a reduced-constellation 
approach will have a wider acquisition range but a larger 
phase jitter as compared to the approach described in section 
11-A, since B,(n) may not be equal to e&). lf the threshold of 
the power detector is chosen to be larger, the phase jitter will 
be smaller hut the phase detector will be idle longer. 
In Kim and Choi’s algorithm, the PLL operates in several 
modes, from the coarse to fine modes. In the coarse modes, 
the power threshold is smaller, i.e., more symbols around the 
comers are selected and the phase jitter is larger. After the 
phase PLL has been locked, it switches to the fine modes 
whose power threshold is larger than the previous modes’. At 
last, this algorithm switches to the decision-directed mode in 
order to produce a smallest phase jitter. Since this method 
involves several operating modes and each mode uses a 
different set of parameters, such as the power threshold, the 
mode-changing threshold, and the gain and bandwidth of the 
loop filter, its complexity is much higher than that of the DD- 
PLL. 
111. THE PROFUSED CARRIER RECOWRY LOOP 
The basic structure of the proposed c&er recovery loop 
is shown in Fig. 4.  It consists of a phase detector, a phase 
offset estimator, a frequency offset estimator, and a digital 
control oscillator (DCO). The frequency offset estimator is 
always in operation, and the phase offset estimator is in 
operation only when the frequency offset estimation error is 
small enough. According to the output of these two 
estimators, the DCO generates a signal e-j(zd+T+cfi’ to 
compensate the phase shift of the received signal (n ) .  The 
detailed operations of each block are described as follows. 
A. The Phase Defector 
The detailed smcture of the phase detector is shown in 
the upper pan of Fig. 5.  This phase detector is the same as the 
one in Kim and Choi’s PLL except that it has only one power 
threshold parameter, i.e., there is no mode changes. The 
threshold value r of the power detector must be chosen 
appropriately such that the probability of corner symbols 
passed to the polarity detector (i.e., used for canier recovery) 
is high enough and the value ofphase noise O,(n)+a{n)-e&) 
is in an acceptable range. Fig. 3 illustrates an appropnate 
selection of the power threshold value for 64QAM and 
256QAM constellations. In this case, 12 different 
constellation Doints are used for carrier recovery in the 
64QA.M constellatton. and 24 differcni con\icllation~point, tn 
the 256QAM constellation 
To see the characteristics of the proposed phase detector, 
we consider the mean value of the phase detector output 
E[p(n)l=~sin(O,(n)+AB,(n)-8n)+a(n)-B~n))l. ( 5 )  
Assume that Bm(n)+Ov(n)-O&) is a zero-mean random noise. 
The mean value ofthe phase detector output is approximately 
equal to sin(A&(n)-qn)), where AB,&)-@.) is the phase 
shift of the compensated signal a(n )  with respect to 
transmitted symbol m(n).  With the power threshold given in 
Fig. 3(a) for the 64QAM constellation, the mean 
characteristics of the phase detector can be obtained as shown 
in Fig. 6, where the horizontal axis represents AO,(n)-@n) 
and the vertical axis represents E[p(n)]. We can see from this 
figure that the mean value of the phase detector output is 
approximately linear in the range of [-35’, 35”] phase shift 
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B. The Frequency q s e t  Estimntor 
The detailed structure of the frequency offset estimator is 
shown in the lower part of Fig. 5 .  In order to describe the 
principles of the frequency offset estimator clearly, we first 
disregard the phase noise @&)+&(n)-B&) in (3). For the 
case of considering B.(n)+&(n)-B&), the rationale can be 
easily generalized. 
If the frequency offset is positive, the phase detector 
outputp(n) will increase as shown in Fig. 7(a) with a positive 
slope and will jump to negative as the compensated signal o(n) 
is across the polarity decision boundary. Fig. 7@) shows the 
corresponding phase detector output p(n)  as the frequency 
offset is negative. We now define a new signal r(n) (the 
output ofthe tracking and hold block) as follows: 
where a is a positive parameter and the r(n) signal is shown 
in Fig. 7. We find that the average o f  z(n) has the same 
polarity as the frequency offset and it can he utilized as an 
indicator of the direction of frequency correction. Fig. 8 
shows the characteristics o f  the average of r(n). We can see 
that in the range of [-300 Wz, 300 Wz], the average of=(") 
indicates the polarity of the frequency offset well. 
With the indicator described above, we design a variable 
step size control (VSSC) algorithm for iterative frequency 
offset estimation as follows: 
1) If the sign of the average of z(n) changes successively 
twice (i.e., + - + or - + -), the step size for frequency 
offset estimation is divided by 2. 
2) If the sign o f  the average of z(n) remains unchanged 
successively twice (+ + + or  - - -), the step size for 
frequency offset estimation doubles. 
3) The frequency offset estimation is performed by 
CF,,,, = C< + Sf, . sgn(average of r ( n ) )  (7) 
where CF, is the estimated frequency offset at the ith iteration 
and S' denotes the step size at the ith iteration. The DCO will 
use the estimated frequency offset for frequency correction. 
C. 7he Phase OJ?set Estinumr 
Without frequency offsets or without frequency offset 
estimation errors, we can simply obtain an indicator o f  the 
phase offset hy determining the mean value of the phase 
detector output p(n) .  If there is a slight frequency offset, the 
phase detector outputp(n) will have a ramp as shown in Fig. 
9. From this figure, we can see that the mean of p(n) is no 
longer suitable for being an indicator of the phase offset. In 
this case, the indicator ofthe phase offset can be modified as 
follows: 
(8) 
en*, = meYn[p(n) l+[upper_me~ -/ower-meon} 
= mean[p(n)l+ correction-term 
By plotting a similar curve to Fig. 8 for Pome, and the 
phase offset, we can find that PO8,*, has the same polarity as 
the phase offset and indicates the direction of the phase 
correction. Therefore the VSSC 'algorithm described for 
iterative frequency offset estimation is also applicable to 
iterative phaw offset estimitiun. With the above discussion, 
the S I N C I U ~ C  of the phase offici estimator can be shown as in 
the middle psn uf Iig. 5 
Sole t h ~ t  II is  mcaninylzss tu du phase r'mection under 
the condition of a large frequency offset. Therefore, it IS not 
necessary to start the phdse uffset esiim~tur unless the 
frequency olY<ut ewnntion rnur IS small enough. This 
condition c3n be detected by observing whether the step size 
fur frequency offset estimation IC small enough. Besides. the 
lock condition can also be detected by observing whether the 
step sizes of frequency offset estimation and phase offset 
estimation are both small enough. 
IV.  SILICLATIOS RESCLTS 
Performance of the proposed camcr recovery loop was 
investigated on the DOCSlS downstream cable modem 
system. The simulation environment has the fi,lluwmy 
parameters: 64QAM modulation format. IX% square rmt 
raised dosine shaping, 5.056941 MHz symbol rate. 6 .MHz 
channel bandwidth, and 30 dB s~gnsl-to-nulse ratio The 
frequency offset estimator and the phase offset estimator in 
the proposed camer recovery loop involve 2000 symbols 
dunng each iteration. The initial step size for frequency offset 
e*timation and phav  ot'fset est~mitton are set to be 77 kHc 
and 20 degrees. respectively, and the phase offset estimator IS 
triggered under the condition that the frequency step sire i s  
cmnller than 50 H /  The propused algorithm dctects lock if 
the frequency step size is  smaller than 5 H, and the phase 
step size smaller than 0 5  degrees For the purpose of 
companson, simulntions o iKim mnd Chm's P1.L 171 3nd the 
IXJ-PI.1. werc also performed. For Kim and Choi's PLI.. we 
used two operating modes, the first one has a larger loop 
filter gain and bandwidth in order to enlarge the acquisition 
range; the secund one is the same as the decisiondirect mode 
which has a smaller loop filter gain and bandwidth in order to 
rcducc the phay.cc)ittcr 
We compare the proposed algonthm with Kim and Choi's 
PI.[. and the DD-PLL under four diffcrcnt frcqucnuy offsets 
(100 kHa, 200 klh.  300 ktlr, and 400 ~ H L ) ,  nhere each. 
condition has a phase dTset of 33 4' The pcrfomance i s  
evaluated by IWJ parameters unc is the ruot mean squired 
(rms) phase error defined by the rms value o f  the difference 
between the non-synchronised phis? shiR 27r4n'T~AO and 
the ustimatcd phase produced by the DCO; the other i s  the 
rms freqLenuy error defined by the rms value of the 
difference between the frequency offset 4 3 n d  the estimated 
frequency p r d ~ c e d  by the DCO, where thc DCO's e s t m x "  
frequency is the den\,atire of the estimnted phase produced 
hy the IICO 
Figs. 10 and I I show simulimon rcsuIts o f  the three 
approaches compared. tach cxvc  ~n thcse figure, WA, 
obtained by averaging the resuls 0fdO.Nn simulations From 
Figs 10 nnd I I, we can see that the DD-PLL method is out of 
its ncquisition range when the frequency offset is larger than 
100 kHz For the cases of 100 kH, and 200 kH! frequency 
offses, Kim and Choi's PLL and the pmposed method are 
both in lock and the rms phase errors arc npproxmately the 
< m e  t:or Kim 3nd Choi's PLL, the estimated frequency of 
the DCO has 3bout 27 dB (500 t17) rms frequency error. but 
for the proposed algonthm. the corresponding r m s  frequency 
error is only about k dB (6117) For the cases of 300 kHr and 
400 kHz frequency offsets, Kim nnd Choi's PLL 1% out of its 
180 
acqutsiiion range, but the proposed method c3n still achiew 
carrier synchroni/ation. There simulation results support that 
the proposed carrier recuvery loop h a s  a wider acquisition 
range and more accurate eslimatton of frequency and phase 
offsetc ihrn Kim and Choi's PLI. and the DD-PI.1. 
v co~cLuslou~ 
A new all-digiti samcr recovery loop has been prescnted 
for highmdrr QAM signal constellations. Thc proposed 
method uses vanable step s),.es for frequency ofisel 
estimation and phase offset estimation. I t  hac prclty good 
perhrm~nce In lerms 01' wide frequency acquisition mnge 
and accurale estimation of frequency and phase offsets 
Computer simulation rcsuIts have been given to suppon that 
the proposed carrier recovery algorithm is useful for hi&- 
order QAM applications, such 3s the DOCSIS cable m d e m  
system 
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Fig. 1. The decision-directed phase-locked loop. 
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Fig. 2. Kim and Choi's phase-locked loop 
Fig. 3. An example showing the power threshold value for (a) 
64QAM (b) 256QAM (for simplicity, only the 1st quadrant 
constellation points are shown). 
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Fig 4. Basic structure of the proposed canier recovery loop. 
Fig. 6. Characteristics of the phase detector. 
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Fig. 10. Root mean squared phase errors for three methods: the 
proposed method (solid lines), Kim and Choi's PLL (dotted lines), and 
the DD-PLL (dashdot lines). 
Fig. 7:The concept of the frequency offset estimator. 
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